ADVANCED MULTIPLIER ARCHITECTURE LEVERAGING 7:3 COMPRESSORS FOR IMPROVED SPEED AND AREA
Authors: Priya Narasimha Rao Anjali
DOI: 10.5281/zenodo.17242551
Published: July 2024
Abstract
<p>Our project, "Optimized Wallace Tree Multiplier Using High-Order Compressors," focuses on enhancing the performance of multipliers in digital systems and signal processing applications. Adders and multipliers play a major role in designing complex circuits, but traditional multipliers consume significant area, delay, and power. To improve multiplier efficiency, multiple architectures have been designed. In this project, a Wallace tree multiplier is proposed to enhance speed using compressors. <br>The key focus is on partial product reduction, which significantly impacts multiplier performance. Initially, 4:2 compressors are used for reduction. However, as the input bit length increases, complexity grows, making the multiplication process more time- consuming. To address this, multi-input compressors are used to further shorten partial products. <br>In the proposed design, a higher-order 7:3 compressor is incorporated to minimize delay, achieving better performance compared to previous multiplier architectures. </p>
Full Text
No full text available
Cite this Article
References
- No references available.